

# **Universal ByteBlaster**

## **Hardware Manual**

---

**June 20, 2005**  
**Revision 1.1**

# Contents

1	About this Document.....	1
1.1	Purpose .....	1
1.2	Feedback.....	1
1.3	Revision History.....	1
2	General Description .....	2
2.1	Introduction .....	2
3	Features .....	4
3.1	Connections.....	4
4	Appendix A: JTAG Programming Interface.....	5
5	Appendix B: Operation Modes .....	7
6	Appendix C: Limited Warranty .....	8

# Figures

Figure 1: Universal ByteBlaster .....	2
---------------------------------------	---

# Tables

Table 1: JTAG Programming Interface for XILINX .....	5
Table 2: JTAG Programming Interface for ALTERA.....	5
Table 3: JTAG Programming Interface for LATTICE.....	6
Table 4: JTAG Programming Interface for ATMEL.....	6
Table 5: Operation Modes .....	7

# **1      About this Document**

---

## **1.1     Purpose**

This document describes Hardware installation, features, specification and operation for AMFELTEC Universal ByteBlaster device.

## **1.2     Feedback**

AMFELTEC makes every effort to ensure that the information contained in this document is accurate and complete at time of release. Please contact AMFELTEC if you find any errors, inconsistency or have trouble understanding any part of this document.

To provide your feedback, please send an email to support @amfeltec.com

Your comments or corrections are greatly valued in our effort for excellence and continued improvement.

## **1.3     Revision History**

<b>Rev. No.</b>	<b>Description</b>	<b>Rev. Date</b>
1.0	Initial Release.	May 20, 2005
1.1	Minor changes	June 20, 2005

## 2 General Description

---

### 2.1 Introduction

The Universal ByteBlaster is the hardware interface converter of a standard parallel port to the 10 pin on test board connector. The ByteBlaster provides electrical conversion of the signals between 5V logic level of the parallel port and multi-voltage signal level used on the different CPLDs and FPGAs.



Figure 1: Universal ByteBlaster

The Universal ByteBlaster can be setup for different mode of operation. Appendix B shows setting for the SW3 switch that defines ByteBlaster operation mode.

In the test mode the internal logic of the ByteBlaster can be updated from the PC by using iMPACT program from Xilinx Corp.

## 3 Features

---

- Cost effective replacement for the multiple ByteBlasters from the different FPGA vendors
- Allows performing ByteBlaster functionality for the different FPGA/CPLD vendors. (define by switch) like ALTERA, XILINX, LATTICE, ATMEL
- Allows performing I2C master operation
- Supports operation while power up with any voltage from 1.2 V to 5.5 V
- Interface with standard 25-pin parallel port on PCs
- Flexible design and full schematic allows customers to modify internal logic for correction or for implementing new futures

### 3.1 Connections

The 25-pin male header connects to a parallel port PC with a standard parallel cable. The 10 pin male connector via cable connects to the test board. The target board must provide power and ground to the ByteBlaster. The power for the ByteBlaster has to be the same as the I/O power for programmable device (devices) and has to be from 1.2Volts up to 5.5Volts. Examples connection between Universal ByteBlaster and test board shows in Appendix A.

## 4 Appendix A: JTAG Programming Interface

---

Function	eX10 (2x5) connector (J5)	XILINX FPGA HEADER
VCC (5v- 1.2V)	4	1
TDO	3	4 (D / P)
TDI	9	5 (DIN)
TMS	5	6(PROG)
TCK	1	3(CCLK)
GND	2,10	2

Table 1: JTAG Programming Interface for XILINX

Function	eX10 (2x5) connector (J5)	2x5 Altera connector
VCC (5v- 1.2V)	4	4
TDO	3	3
TDI	9	9
TMS	5	5
TCK	1	1
GND	2,10	2,10

Table 2: JTAG Programming Interface for ALTERA

## **Appendix A: JTAG Programming Interface**

Function	eX10 (2x5) connector (J5)	1x8 Lattice Download Cable header	1x10 Lattice SPI Flash Programming header
VCC (5v- 1.2V)	4	1	1
TDO	3	2	2(SFLASH_Q)
TDI	9	3	3(SFLASH_D)
TMS	5	6	nc
TCK	1	8	8(SFLASH_C)
ISPEN/BSCAN	8	nc	4(SFLASH_S_N)
RESET	6	nc	nc
GND	2,10	7	7

Table 3: JTAG Programming Interface for LATTICE

Function	eX10 (2x5) connector (J5)	TBD
VCC (5v- 1.2V)	4	TBD
TDO	3	TBD
TDI	9	TBD
TMS	5	TBD
TCK	1	TBD
INI	6	TBD
AF	8	TBD
GND	2,10	TBD

Table 4: JTAG Programming Interface for ATMEL

## 5 Appendix B: Operation Modes

---

The following table shows different operation modes depending of DIP Switch setting:








ON		<b>Update logic mode.</b>
OFF		
ON		<b>Xilinx JTAG interface mode.</b>
OFF		
ON		<b>Altera JTAG interface mode.</b>
OFF		
ON		<b>Lattice JTAG interface mode.</b>
OFF		
ON		<b>ATMEL JTAG interface mode.</b>
OFF		
ON		<b>SPI interface mode.</b>
OFF		
ON		<b>I2C JTAG interface mode.</b>
OFF		

Table 5: Operation Modes

## **6**

# **Appendix C: Limited Warranty**

---

Amfeltec Corporation does not warrant that the operation of the hardware, software or firmware products will be uninterrupted or error free. Amfeltec products are not intended to be used as critical components in life support systems, aircraft, military systems or other systems whose failure to perform can reasonably be expected to cause significant injury to humans. Amfeltec expressly disclaims liability for loss of profits and other consequential damages caused by the failure of any product which would cause interruption of work or loss of profits, such as shipboard or military attachment.

THIS LIMITED WARRANTY IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED OR IMPLIED. THE WARRANTIES PROVIDED HEREIN ARE BUYER'S SOLE REMEDIES. IN NO EVENT SHALL AMFELTEC CORPORATION BE LIABLE FOR DIRECT, SPECIAL, INDIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES SUFFERED OR INCURRED AS A RESULT OF THE USE OF, OR INABILITY TO USE THESE PRODUCTS. THIS LIMITATION OF LIABILITY REMAINS IN FORCE EVEN IF AMFELTEC CORPORATION IS INFORMED OF THE POSSIBILITY OF SUCH DAMAGES.

Some states do not allow the exclusion or limitation on incidental or consequential damages, so the above limitation and exclusion may not apply to you. This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.